 |
 |
- 40 MHz Data and Computation Rate
- Two 12 x 12-bit Multipliers with Individual Data Inputs
- Separate 16-bit Input Port for Cascading Devices
- Independent , User-Selectable 1-16 Clock Pipeline Delay
for Each Data Input
- User-Selectable Rounding of Products
- Fully Registered, Pipelined Architecture
- Three-State Outputs
- Fully TTL Compatible
- Replaces TRW/ Raytheon/ Fairchild TMC2249
- 120-pin PQFP
|
|
| |
|
| |
|
