| |
 |
- 25 ns Worst-Case Multiply Time
- Low Power CMOS Technology
- Replaces Fairchild CY7C517, IDT 7217L, and AMD Am29517
- Single clock Architecture with Register Enables
- Two's Complement, Unsigned, or Mixed Operands
- Three-State Outputs
- 68-pin Plastic LCC, J-Lead
|
 |
For
more INFORMATION: 1-408-542-5400
or  |
 |
| Part
Number |
Package |
Mechanical
Drawing |
 |
LMU217JC25
LMU217JC35 |
Plastic J-Lead Chip
Carrier 68-pins |
J2 |
 |
*Adobe
Acrobat is needed to view .PDF
file format. |
|
|
| |
|